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 We propose an analytical model for subthreshold swing using scale length 
for sub-10 nm double gate (DG) MOSFETs. When the order of 
the calculation for the series type potential distribution is increased it is 
possible to obtain accuracy, but there is a problem that the calculation 
becomes large. Using only the first order calculation of potential distribution, 
we derive the scale length λ1 and use it to obtain an analytical model of 
subthreshold swing. The findings show this subthreshold swing model is in 
concordance with a 2D simulation. The relationship between the channel 
length and silicon thickness, which can analyze the subthreshold swing using 
λ1, is derived by the relationship between the scale length and the geometric 
mean of the silicon and oxide thickness. If the silicon thickness and oxide 
film thickness satisfy the condition of (Lg-0.215)/6.38 > tsi(=tox), it is found 
that the result of this model agrees with the results using higher order 
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The increasing importance of various multi-gate MOSFETs has been recognized as the development 
and commercialization of sub-10 nm transistors has become a reality [1-4]. A double gate (DG) MOSFET, 
which is the simplest structure among multiple gate devices, has been studied as a device capable of reducing 
the short-channel effect [5-7]. Although a two-dimensional simulation method is used to analyze the short-
channel effect of sub-10 nm DGMOSFETs, a simple analytical model for circuit analysis has the focus of 
many studies [8-10]. However, most analyses using the analytical model are performed on DGMOSFETs of 
20 nm or larger [11-13]. In this paper, we present an analytical model of the subthreshold swing (SS) that can 
be applied at 10 nm or less. The channel potential model used to derive the subthreshold swing model mainly 
uses a hyperbolic model, but it is difficult to satisfy the two-dimensional Poisson equation and this results in 
problems such as ambiguous dependence of the scale length λ1 on silicon thickness [14]. 
In this paper, we present an analytical model of the subthreshold swing using Xie’s two-dimensional 
potential model [15] and analyze the subthreshold swing according to scale length for junction-based double-
gate (JBDG) MOSFETs. Xie et al. presented a two-dimensional potential distribution model of a series type, 
and concluded that it is sufficient to use the first term of the series potentials to analyze the short channel 
effect when the channel length is greater than 1.5 times the scale length (Lg>1.5 λ1). However, Xie et al. only 
analyzed cases in which channel length is relatively long, about 25 nm. In this study, we will analyze whether 
the above-mentioned conditions are applicable to sub-10 nm junction-based DGMOSFETs, and we will 
determine the range of scale length that can use this analytical subthreshold swing model. This paper is 
arranged as follows. The analytical subthreshold swing model is described in Section 2. We then present 
the effects of scale length and channel dimension on the subthreshold swing in Section 3 and discuss results 
in Section 4. 
                ISSN: 2088-8708 
Int J Elec & Comp Eng, Vol. 10, No. 2, April 2020 :  1747 - 1754 
1748 
2. THE STRUCTURE OF JBDG MOSFET AND SUBTHRESHOLD SWING 
Figure 1 shows a schematic diagram of the DGMOSFET used in this paper. The source and 
the drain were doped with a high concentration (Nd+ = 1020/cm3) and the channel was lightly doped with  
Na = 10
16/cm3. The work-function of gate metal is ϕm, the dielectric constant of the oxide film εox, 
the dielectric constant of silicon εsi, the channel length Lg, the silicon thickness tsi, and the oxide film 
thickness tox. The potential distribution derived by Xie et al. can be expressed for the junction-based 


















n na a si si ox
gs














   
   
              
    
 
 





tan sin cos 1 tan tan tan
2 2 2 2 4 2
sin si
2
gn ox si n a si si n si si si ox










        

        


   


                   
                   




















tan sin cos 1 tan tan tan
2 2 2 2 4 2
sin
2
gn ox si n a si si n si si si ox
ds











        

        


    

                   
                   













   
    
 
 
where Eg is the energy band gap of silicon, Vds the drain voltage, Vgs the gate voltage, Δϕ the work function 
difference between the gate metal and channels, and ϕ0 the center potential at x=y=0. The λn is the eigenvalue 
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In the case of a symmetrical DGMOSFET, the potential distribution can be obtained by assigning λ1, 
λ3, λ5, λ7 ····· to (1) because λn is zero in cases where n is even for the symmetric structure. In general, it has 
been reported that analyzing the short-channel effects by only using λ1 called the scale length is sufficient if 
Lg >1.5 λ1 [15,16]. Therefore, we want to obtain an analytical model of the subthreshold swing for n=1. 
In the first case, rewrite (1) for n=1 as follows.  
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The subthreshold swing is a measure of the gate voltage change with respect to the drain current (Ids) 
change. If the electron density constituting the drain current can be approximated by a Boltzmann distribution 
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Here, k is the Boltzmann constant and T is absolute temperature. To obtain ϕmin, in (4) we find y=ymin that 
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That is, by substituting y=ymin and x=xeff into (3), the ϕmin can be obtained. Then by substituting the derivative 
of ϕmin by Vgs into (4), the subthreshold swing SS can be obtained. In this paper, we will test the validity of 
the subthreshold swing of (4) to obtain with this calculating process.  
Figure 2 shows the change of the potential energy distribution for the channel length of 5 nm and 
10 nm in the cases of n=1 and n=11 at x=xeff. According to the results of Ding et al., the potential distribution 
converges sufficiently at n = 11 [22]. As shown in Figure 2, when the channel length is 10 nm, the width of 
the potential energy distribution is different, but the maximum value of the energy that has the greatest effect 
on the drain current is equal regardless of n. However, when the channel length is reduced to 5 nm, it can be 
observed that not only is the width of the potential energy different, but also the maximum values are 
different. Such a difference will affect the drain current. In this paper, the tunneling current which occurs in 
the sub-10 nm DGMOSFET is ignored. With the tunneling current neglected, the drain current can be 





Figure. 2. Potential energy distributions for the channel length of (a) 5 nm and (b) 10 nm 
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Here, W is the channel width, which is the same as the channel length in this paper, and μn is the electron 
mobility.  
Figure 3 shows the relationship between the drain current and the gate voltage from (8) according to 
the different values of n as described in Figure 2, using (7). As shown in Figure 3, when the channel length 
decreases to about 5 nm, the drain current-gate voltage relationship shows a large difference depending on n 
when the channel length decreases to about 5 nm. However, the slope, which is a measure of the subthreshold 
swing, did not show a large difference. As the channel length increases, the results obtained by using 
the potential energy distribution at n=1 and n=11 gradually coincide with each other. This means that even 
when the potential energy distribution of n=1 is used to analyze the subthreshold swing, it can be analyzed 
without a large error. Therefore, in this paper, we analyze the subthreshold swing according to the scale 





Figure 3. Relations of drain current and gate voltage for the different channel lengths 
 
 
3. ANALYSIS OF SUBTHRESHOLD SWING USING SCALE LENGTH 
First, in order to analyze the validity of the subthreshold swing model of (4) obtained hermetically at 
n=1, the range of channel length to satisfy the condition of Lg>1.5λ1 is obtained from Figure 4 when 
tsi=1.5 nm and tox=1.5 nm, and tsi=1.0 nm and tox=1.0 nm. As shown in Figure 4, the condition of Lg>1.5λ1 is 
satisfied for the range of Lg > 10 nm when tsi=1.5 nm and tox=1.5 nm. If the oxide and silicon thicknesses are 
reduced to 1.0 nm, the channel length to satisfy the condition of Lg>1.5λ1 must be reduced to 7 nm. Therefore, 
if the channel length is reduced below 7 nm, the oxide and silicon thicknesses must reduce below 1 nm to 
analyze the subthreshold swing, using this analytical subthreshold swing model. Note the oxide and silicon 
thickness as well as the channel length, become the important parameters which can use (4) to analyze 
the subthreshold swing for the DGMOSFETs. 
The subthreshold swings by the slope of the drain current-gate voltage derived from the potential 
distributions obtained by n≥5 in (1) and those from (4) at n=1 were compared with the 2D simulation 
value [24] in Figure 5. As shown in Figure 5, it can be seen that when the channel length is more than 6 nm, 
there is a good agreement with the 2D simulation value regardless of n. It can be seen that those from (4) 
matches well with 2D simulation within a 4 % error even in the range of 10 nm or less, which does not 
satisfy the ondition of Lg>1.5λ1. Note this analytical subthreshold swing model can be suffifciently used to 
analyze the short channel effects of the sub-10 nm DGMOSFETs. 
To obtain the relationship of silicon and oxide thicknesses and channel length to satisfy 
the condition of Lg>1.5λ1, the contours of the minimum channel length to be able to calculate 
the subthreshold swings by this analytical model for the corresponding silicon and oxide thicknesses are 
shown in Figure 6. Firstly to sustain constantly the minimum channel length, the silicon thickness is inversely 
proportional to oxide thickness as shown in Figure 6. Also, the minimum channel length to be able to use this 
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analytical subthreshold swing model is increasing with the increase of silicon and oxide thicknesses in 
the range of Lg>1.5λ1. Therefore to analyze the subthreshold swings for the short channel DGMOSFETs 
using this model, silicon and oxide thicknesses must be also reduced with the decrease of the corresponding 
channel length. Especially if the channel length is below 10 nm, silicon and oxide thicknesses have to be 





Figure 4. The relationship with scale length and 
channel dimensions to satisfy the condition of 
Lg>1.5λ1 
 
Figure. 5. Comparisons of the subthreshold swings 
according to n in (1) for channel length. The dots 
denote the results of 2D simulation [24] 
 
 
It can be found that the silicon and oxide thickness is 1.5 nm or less in Figure 6 in the range of 
channel length of 10 nm or less if silicon thickness and oxide thickness is equal. As shown in Figure 6, 
the scale length λ1 is known to be proportional to the geometric mean of silicon thickness and oxide 
thickness [25]. Figure 7 shows the change in scale length for the geometric mean of the two parameters when 
the silicon thickness changes from 0.5 to 1.5 nm and the oxide thickness changes from 0.5 to 1.5 nm. 





t t    (8) 
 
In (8), the scale length is 6.53 nm when the channel length is 10 nm and the silicon thickness and 
oxide thickness are 1.5 nm, and this satisfies the condition of Lg>1.5λ1. That is, in the case of a DGMOSFET 
having this size, it can be seen that even if the first term is only used in (1), a reasonable subthreshold swing 
can be obtained by (4). Using (8), the relationship between channel length, silicon thickness, and oxide 
thickness can be obtained to reasonably analyze the subthreshold swing. In other words, if the channel length 
is reduced to 5 nm, the silicon thickness and the oxide thickness will decrease to 0.75 nm according to 
the scale theory, and scale length will be 3.33 nm from (8). We then know that this scale length satisfies 
the condition of Lg>1.5λ1. In this way, even if the channel length is reduced to 10 nm or less, the short 
channel effect, such as the subthreshold swing, can be sufficiently analyzed using only λ1, adjusted with 
channel and oxide film thicknesses. Using the condition of (8) and Lg>1.5λ1, the relationship between 
the silicon thickness (or oxide film thickness) and the channel length for analyzing the subthreshold swing by 










   (9) 
 
If the silicon thickness and the oxide film thickness satisfy the relation of (9), the subthreshold 
swing can be effectively analyzed with only n = 1 for the sub-10 nm DGMOSFETs. In this paper, the channel 
length of 10 nm, silicon thickness and oxide thickness of 1.5 nm were used as a reference point in order to 
observe the relationship between scale length and short channel effect in sub-10 nm DGMOSFETs. At this 
time, when the channel length is 5 nm, the silicon thickness and the oxide thickness should be reduced to 
0.75 nm according to scaling theory.  
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Figure 6. The contours of the minimum channel 
length to be able to use this analytical subthreshold 
swings 
 
Figure 7. Relationship of scale length and 
the geometric mean of silicon thickness and oxide 
thickness in the range of 0.5 nm to 1.5 nm. 
The dots denote the scale lengths calculated by (2), 
and the line represents the linear approximation 
 
 
According to the scaling theory, the geometric mean of the silicon thickness and the oxide thickness 
will decrease with decreasing channel length. In this case, the deviations of the subthreshold swings between 
n=1 and n=5 are shown in Figure 8. In Figure 8, the x-axis is the geometric mean of the silicon thickness and 
the oxide thickness at corresponding channel lengths, and the y-axis represents the difference of 
the subthreshold swings between n=1 and n=5, as a percentage. As shown in Figure 8, when the silicon 
thickness and the oxide thickness decrease with decreasing channel length according to the scaling theory, 
it is found that the value obtained by the analytical model of the subthreshold swing at n=1 satisfies a 4% 
error range. Therefore, in the case of a sub-10 nm DGMOSFET, if a λ1 satisfying Lg>1.5λ1 is obtained and 
the corresponding silicon thickness and oxide thickness are obtained, the sufficiently satisfactory 





Figure 8. Deviation of subthreshold swings for n = 1 and n = 5 when (a) Lg=5 nm, (b) Lg=7 nm, (c) Lg=8 nm, 
and (d) Lg=10 nm for the geometric mean of silicon thickness and oxide thickness 
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4. CONCLUSION 
The analytical model for the subthreshold swing was presented for sub-10 nm DGMOSFETs and 
the validity of this model was investigated. To obtain the analytical model of the subthreshold swing, 
we used the series type potential distribution model derived from the Poisson equation. The analytical 
subthreshold swings obtained by using only the first term in the series type potential distribution model was 
in good agreement with those obtained by using terms of n ≥ 5 and was also in good agreement with 
the two-dimensional simulation value. The appropriate silicon thickness and oxide thickness should be used 
in order that the subthreshold swings obtained using only the scale length λ1 have a deviation of less than 4% 
from those obtained using n ≥ 5. It is sufficient to analyze the subthreshold swings using only scale length λ1 
when n=1 if channel length and silicon thickness satisfying the condition of (Lg-0.215)/6.38 > tsi(=tox) are 
used when the silicon thickness and the oxide thickness are the same. We can conclude that the subthreshold 
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